In this paper, we report the implementation of a novel Suppressed Sidewall Injection Magnetotransistor. The novel device overcomes the restriction of the standard CMOS technology and achieves high linearity. The fabricated device is designed, based on the Hynix 0.6pm standard CMOS technology and is experimentally verified. Experimental results show that the change o f the collector current is extremely linear as a finction of the magnetic induction at IB=500pA, VcE=2V and VsE=5V, The relative sensitivity is up to 12O%/T. The nonlinearity of the fabricated device is measured about 1.4%.
INTRODUCTION
Thc Suppressed Sidewall Injection Magnetotransistor (SSIMT) is a refined version of the LMT(Latera1 Magnetotransistor). SSIMT is a useful sensor for medium-high magnetic field detection [I] . Since they are compatible with most IC technologies (either CMOS and bipolar), the conditioning circuitry can be easily integrated together with the sensor [ 2 ] .
The main mechanism for the magnetic sensitivity of the SSIMT is the deflection of minority carriers in the neutral base region due to the Lorentz force. In addition, the deflection of majority carriers modulating the emitter injection may contribute to the magnetic sensitivity [ 1-41, Also the deflection is proportional to the Hall mobility. The Hall mobility is directly proportional to the mobility of carriers. Therefore, electrons are more suitable for the detection of a magnetic field because of higher mobility [ 5 ] . For this reason, the majority of SSIMTs are designed as the NPN SSIMT. Usually, the design of NPN SSIMT uses an n-type substrate and the base region is formed by a p-well. The emitter and both collectors are realized using the standard doping procedure for the source and drain o f an n-channel MOS transistor [5] . However, it is difficult to fabricate the NPN SSIMT which has high sensitivity because most of standard CMOS technology uses a p-type substrate. Therefore, we propose a new NPN SSIMT architecture, which overcomes the restriction of the standard CMOS technology in p-type substrate and achieves high linearity.
FABRICATION
The proposed new NPN SSIMT, shown in Fig. 1 , has an n-type pseudo substrate by n-well guard ring all around the emitter, collector and the base region. The unique feature of this structure is n-type pseudo substrate. This pseudo substrate plays a pseudo substrate and isolates the SSIMT from extemal or internal unnecessary signal and noise. The base region is formed by original p-type substrate as a p-well. The emitter and two collectors are realized using the standard doping procedure for the source and drain of an n-channel MOS transistor. The emitter is surrounded by a p+ guard ring to suppress the sidewall injection of minority carriers. Two collectors are symmetrically placed on each side of the emitter.
The device is designed, based on the Hynix 0.61m standard CMOS technology.
The equivaIent circuit of the SSTMT is shown in Fig. 2 . 
A. Electrical Characteristics
The basic electrical characteristic of the SSIMT is explained by bipolar transistor theory in forward active mode applied to two lateral branches toward the collectors and parasitic branch toward the substrate. The three branches share the emitter and the base region. Typically, the substrate gain is larger by at least an order of magnitude than the collector gains [7] . Fig. 3 shows the total collector current IC&= IClfIC2) as a function of the VCE. The collector current increases with increasing VCE and the transistor operates properly when the VcE is larger than 1V. Fig. 4 shows the collector current as a function of the control current Is. The collector current almost linearly increases with increasing IB. Therefore, high control current IB guarantees to achieve high collector current, but very high collector current IB leads to high substrate current which causes system to be unstable. Hence it is very important to choose a suitable control current IB for a stable system and high performance. 
B. Magnetic Characteristics
Without a magnetic induction the same amount of minority carriers injected vertically into the base region is detected on each collector. To characterize the device under investigation, a magnetic field was applied parallel to the chip surface and the collector current change AIc = IC* -IC) was measured. The relative sensitivity was then defined as where IC, and Ic2 are the collector currents for B # 0 and Iclo and Iczo are the zero magnetic field collector currents and B is the applied magnetic induction. Fig. 6 (a) shows the collector current of the both Icl and Ic2 as a hnction o f magnetic induction for the SSIMT. In Fig. 6 (b) , the response of AIc = IC* -Icl to a magnetic induction is shown. The change of the collector current is extremely linear as a function of the magnetic induction at IR = 500pA, VCE= 2V and VsE= 5V. the control current Ig. The result is obtained by measuring the collector current at a fixed magnetic induction. It can be seen that the relative sensitivity decreases with increasing 1s. The reladive sensitivity is up to 120%/T. The magnetic conversioh offset is,about 79mT with 30.5%/T relative sensitivity. The nonlinearity of the fabricated SSIMT is measured about 1.4%. 
C. Temperature Characteristics
The performance of the SSIMT is strongly affected by the temperature. Therefore, we investigated the temperature effects on both the sensitivity and the offset ofthe SSIMT under different bias condition.
Pig. 8 shows the collector current as a function of the temperature. The collector current increases with increasing temperature.
The relative sensitivity as a function of temperature is shown in Fig. 9 . The decrease of the relative sensitivity is mainly due to a change of the Hall mobility. While the scattering factor is almost constant in the considered temperature range, the drift mobility changes and reduces the carrier deflection [6] . The main causes of offset are imperfections in the process technology, including -mask misalignment and strain introduced by packaging and aging [ 5 ] . Fig. 10 shows the measured change of the offset current of the SSIMT as a function of the control current IB. The measured change of the offset current of the SSIMT as a function of temperature is linear, as shown in Fig. 1 1 . Since the magnitude of the offset is dominated by the electrical conditions of the device, it is not surprising that by keeping constant the electrical conditions we obtain a favorable behavior with respected to the change of the offset 161. 
CONCLUSION
We propose a new SSIMT architecture, which allows to overcome the restriction of the standard CMOS technology and to achieve high linearity.
We investigated the electrical, magnetic, temperature and offset characteristics of the proposed SSIMT under different bias conditions.
The fabricated SSIMT shows that the variation of the collector current is extremely linear with variable magnetic induction from -200mT to 200mT. The relative sensitivity is up to 120%/T. At B=O, magnetic offset is about 79mT with 30.5%/T relative sensitivity. When the temperature increases, the collector and offset currents increases but relative sensitivity decreases. Moreover the offset current increases, whereas relative sensitivity decreases with increasing control current IB. The nonlinearity of the fabricated SSIMT i s measured about 1.4%
